Abstract: This letter describes an inverter-based analog receiver front-end that was evaluated within a complete ADC-based 56-Gb/s four pulse-amplitude modulation wireline transceiver system. The ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results