Abstract: This paper presents an 8-bit 1.6GS/s successive-approximation-register analog-to-digital converter (SAR ADC) with alternate comparators. To enhance dynamic performance and speed, a ...
Abstract: A gallium nitride (GaN) two-stage comparator based on complementary logic (CL) architecture is demonstrated and systematically investigated. The comparator features monolithically integrated ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback