The eSi-SP-FP-Adder IP core implements single-precision (32-bit), IEEE 754 compliant, floating-point addition and subtraction operations. The number of pipeline stages is configurable to ... The ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback